GB/T 43034.2-2024Integrated circuits - Measurement of impulse immunity - Part 2: Synchronous transient injection method (English PDF)
集成电路 脉冲抗扰度测量 第2部分: 同步瞬态注入法
This is a limited preview
Buy now to download the full PDF (18 pages)
Need quotation for your management?
Get a formal quotation for GB/T 43034.2-2024 in 30 minutes.
Issued by
State Administration for Market Regulation, China National Standardization Administration
Level / Type
National · Recommended
Issue date
October 26, 2024
Implementation date
October 26, 2024
Scope
GB/T 43034.2-2024 is the English-translated version of 集成电路 脉冲抗扰度测量 第2部分: 同步瞬态注入法.
GB/T 43034.2-2024 — This document gives general information and definitions for the test methods used to evaluate the immunity of integrated circuits (ICs) to fast conducted synchronous transient disturbances.
This information includes test conditions, test equipment, test arrangement, test procedures and test report content requirements. The purpose of this document is to describe the general conditions for obtaining quantitative measurements of IC immunity by establishing the same test environment.
Deviations from this document must be clearly noted in the test report. The synchronous transient immunity test method given in this document is to use a fast rise time transient with different amplitude, duration and polarity.
The short pulse is coupled to the IC by conduction. In this method, the applied pulse needs to be synchronized with the functional operation of the IC to ensure controllable and reproducible conditions.
Found what you need?
Document preview — GB/T 43034.2-2024
National Standard of the People's Republic of China
- ICS
- 31.200
- Classification
- L 56
Issued by: State Administration for Market Regulation, China National Standardization Administration
Contents
- Preface
- Introduction
- 1 Scope
- 2 Normative references
- 3 Terms and Definitions
- 4 General Provisions
- 4.1 Overview
- 4.2 Measurement Principle
- 4.3 Layout Principles
- 4.4 Response Signal
- 4.5 Coupling Network
- 4.6 Breadboard
- 4.7 Special requirements for IC
- 5 Test conditions
- 5.1 Default test conditions
- 5.2 Pulse immunity of the test arrangement
- 6 Test Arrangement
- 6.1 Overview
- 6.2 Test Equipment
- 6.3 Test arrangement description
- 6.4 Signal Relationship Description
- 6.5 Calculation of the number of measurements and time step
- 6.6 Test procedure
- 6.7 Monitoring and Inspection
- 6.8 System Confirmation
- 7 Test Report
- 7.1 General Principles
- 7.2 Immunity Limits or Levels
- 7.3 Performance Classification
- 7.4 Description and comparison of test results
- Appendix A (Informative) Flowchart of the software used in the microcontroller
- Appendix B (Informative) Flowchart of the test arrangement control software (bus control program)
- Appendix C (Informative) Test Board Requirements
- Reference
Foreword
This document is in accordance with the provisions of GB/T 1.1-2020 "Guidelines for standardization work Part 1: Structure and drafting rules for standardization documents" Drafting.
This document is Part 2 of GB/T 43034 "Measurement of pulse immunity of integrated circuits". GB/T 43034 has been published as follows part.
--- Part 2: Synchronous transient injection method;
--- Part 3: Asynchronous transient injection method.
This document is equivalent to IEC TS62215-2:2007 "Integrated circuit pulse immunity measurement Part 2: Synchronous transient injection the document type was adjusted from IEC technical specifications to my country's national standards.
Introduction
To standardize the pulse immunity measurement of integrated circuits and provide pulse immunity measurement methods for integrated circuit manufacturers and testing institutions.
GB/T 43034 specifies the general conditions, definitions and test procedures for different injection measurement methods for integrated circuit pulse immunity measurements.
The test requirements are planned to consist of two parts.
--- Part 2: Synchronous transient injection method. The purpose is to specify the test procedures and test requirements of the synchronized transient injection method.
--- Part 3: Asynchronous transient injection method. The purpose is to specify the test procedures and test requirements for the asynchronous transient injection method.
Integrated circuit pulse immunity measurement Part 2: Synchronous transient injection method
1 Scope
This document gives general information and definitions for the test methods used to evaluate the immunity of integrated circuits (ICs) to fast conducted synchronous transient disturbances.
This information includes test conditions, test equipment, test arrangement, test procedures and test report content requirements.
The purpose of this document is to describe the general conditions for obtaining quantitative measurements of IC immunity by establishing the same test environment.
Deviations from this document must be clearly noted in the test report.
The synchronous transient immunity test method given in this document is to use a fast rise time transient with different amplitude, duration and polarity.
The short pulse is coupled to the IC by conduction. In this method, the applied pulse needs to be synchronized with the functional operation of the IC to ensure controllable and reproducible conditions.
2 Normative references
This document has no normative references.
3 Terms and Definitions
The following terms and definitions apply to this document.
Auxiliary equipment auxiliaryequipment;AE the non-permitted devices necessary to establish full functionality and determine correct performance (operation) of the device under test (DUT) when exposed to disturbances.
Test equipment.
coupling network A circuit with specified impedance and known transfer characteristics used to transfer energy from one circuit to another.
Device under test; DUT the device, equipment, or system being evaluated.
NOTE. In this document, DUT refers to the semiconductor device under test.
The equipment or system can work normally in its electromagnetic environment and does not cause any unacceptable electromagnetic disturbance to anything in the environment.
ability.
[Source. IEC 60050-161:1990, 161-01-07] 3.5 electrical noise Unwanted electrical signals that can produce harmful effects in the circuits of a control system.
[Source. IEEE std 100-1992-518-1982]
......
This preview omits tables, figures, formulas and parts of the technical clauses. The complete document — 18 pages — is available in the English PDF.
How to Download GB/T 43034.2-2024
- 1
Add to cart
Click "Download PDF" on this page and choose "Buy this standard". You can add more standards before checkout.
- 2
Checkout
Enter your email and billing details. Payment is processed securely by Stripe (cards or bank transfer). Prefer bank details? Request a quotation (min. order $300).
- 3
Instant delivery (0–9 sec)
Delivery is automatic: within seconds of payment you'll receive an email with a secure download link. The link stays valid for 72 hours.
- 4
Invoice included
A tax invoice is attached to the confirmation email. Need a custom invoice? Contact us.
Related Standards
GB/T 43034.3-2023 — Integrated circuits - Measurement of impulse immunity - Part 3: Non-synchronous transient injection method
GB/T 10003-2026 — Biaxially oriented polypropylene (BOPP) film
GB/T 10004-2026 — Plastic/Plastic laminated films and pouches for packaging
Secure payment via Stripe
Payments accepted
GB/T 43034.2-2024
$420.00