SJ/Z 11360-2006Integrated circuit IP core signal integrity specification (English PDF)
集成电路IP核信号完整性规范
This is a limited preview
Buy now to download the full PDF (31 pages)
Need quotation for your management?
Get a formal quotation for SJ/Z 11360-2006 in 30 minutes.
Issued by
Ministry of Industry and Information Technology
Level / Type
National · Recommended
Issue date
September 26, 2006
Implementation date
December 1, 2006
Scope
SJ/Z 11360-2006 is the English-translated version of 集成电路IP核信号完整性规范.
SJ/Z 11360-2006 — This standard specifies the SoC design digital and analog/mixed-signal IP cores (IntellectualPropertyCore, hereinafter referred to as IP) and signal integrity (SI) problems related deliverables, data formats, and related design criteria and design examples are given.
This specification focuses on the SoC design process, IP designers and IP integrators for digital and analog/mixed-signal integrated module requires both communicating SI issues, including interface design.
IP in this specification refers to the hard blocks are provided in the form. This specification is limited to the power supply grid, and Crosstalk uniformly doped silicon substrate and the heavily doped bulk silicon substrate, a silicon substrate, an epitaxial layer of substrate coupling.
This specification also relates to the power grid, and migration problems associated signal. This specification does not involve noise SI IC packaging problem. This specification focuses on 0.
18��m technology generations, but also related to 0. 07��m and below process may occur in the SI issue. Although SI above question is based on 0. 18��m technology experience, but most of its content can be used to help the IP in the transfer of these processes.
Found what you need?
Document preview — SJ/Z 11360-2006
National Standard of the People's Republic of China
- ICS
- 31.200
- Classification
- L 56
Issued by: Ministry of Industry and Information Technology
Contents
- What this standard covers1
- Document data2
- Standards quoted by this document3
What this standard covers
This standard specifies the SoC design digital and analog/mixed-signal IP cores (IntellectualPropertyCore, hereinafter referred to as IP) and signal integrity (SI) problems related deliverables, data formats, and related design criteria and design examples are given. This specification focuses on the SoC design process, IP designers and IP integrators for digital and analog/mixed-signal integrated module requires both communicating SI issues, including interface design. IP in this specification refers to the hard blocks are provided in the form. This specification is limited to the power supply grid, and Crosstalk uniformly doped silicon substrate and the heavily doped bulk silicon substrate, a silicon substrate, an epitaxial layer of substrate coupling. This specification also relates to the power grid, and migration problems associated signal. This specification does not involve noise SI IC packaging problem. This specification focuses on 0. 18µm technology generations, but also related to 0. 07µm and below process may occur in the SI issue. Although SI above question is based on 0. 18µm technology experience, but most of its content can be used to help the IP in the transfer of these processes. However, this specification focuses on meeting the most IP designers and integrators design requirements of the specific process node scope.
Document data
International classification (ICS): 31.200.
Chinese classification (CCS): L56.
Estimated length of the Chinese original: 46,416 words.
Standards quoted by this document
SJ/Z 11354-2006; SJ/Z 11357-2006
......
This preview omits tables, figures, formulas and parts of the technical clauses. The complete document — 31 pages — is available in the English PDF.
How to Download SJ/Z 11360-2006
- 1
Add to cart
Click "Download PDF" on this page and choose "Buy this standard". You can add more standards before checkout.
- 2
Checkout
Enter your email and billing details. Payment is processed securely by Stripe (cards or bank transfer). Prefer bank details? Request a quotation (min. order $300).
- 3
Instant delivery (0–9 sec)
Delivery is automatic: within seconds of payment you'll receive an email with a secure download link. The link stays valid for 72 hours.
- 4
Invoice included
A tax invoice is attached to the confirmation email. Need a custom invoice? Contact us.
Related Standards
SJ/Z 11648-2025 — Application guide for radio frequency identification technology inwarehousing business
SJ/Z 21587-2021 — Design Guidelines for Phase Change Thermally Controlled Cold Plates for Military Electronics
SJ/Z 21604-2021 — Radar Admission Terminal Support Design Guide
Secure payment via Stripe
Payments accepted
SJ/Z 11360-2006
$590.00