

ICS 31.200
CCS L 55



**NATIONAL STANDARD OF THE
PEOPLE'S REPUBLIC OF CHINA**

GB/T 46280.4-2025

**Specification for chiplet interconnection interface - Part 4:
Physical layer technical requirements based on 2D package**

芯粒互联接口规范 第4部分：基于2D封装的物理层技术要求

Issued on: August 19, 2025

Implemented on: March 1, 2026

**Issued by: State Administration for Market Regulation;
Standardization Administration of the PRC**

Table of Contents

Preface	III
Introduction	IV
1 Scope	1
2 Normative references	1
3 Terms and Definitions	1
4 Abbreviations	1
5 Logical Sublayer	2
5.1 Logical Sublayer Function	2
5.2 Data Distribution	2
5.3 Redundancy Repair	2
5.4 Scrambling and Descrambling	2
5.5 Initialization	3
5.6 Training Process	4
6 Electrical sublayer based on 2D packaging	7
6.1 Electrical sublayer functions	7
6.2 Transceiver Overall Structure	9
6.3 Transmitter Specifications	11
6.4 Receiver Specifications	13
6.5 Sideband channel electrical parameters	14
6.6 Physical Layout of Chip Interconnect Interfaces	15
6.7 Receiver Eye Diagram	18
6.8 Power Supply Noise	18
6.9 Fast switching of low power mode	18
7 Sideband Channel	19
7.1 General Principles	19
7.2 Serial Sideband Path Interface	19
7.3 Serial Sideband Channel Message Format	20
8 Core Physical Layer Interface	21
8.1 General Provisions	21
8.2 Public Control Interface	22
8.3 Event Interface Definition	22
8.4 Sending data interface	23

8.5 Send Control Interface	24
8.6 Receiving Data Interface	25
8.7 Receiving Control Interface	26
Appendix A (Informative) 2D Package Chip Interconnect Bumpmap Example	27
A.1 Example	127
A.2 Example 2	32

Foreword

This document is in accordance with the provisions of GB/T 1.1-2020 "Guidelines for standardization work Part 1: Structure and drafting rules for standardization documents" Drafting.

This document is Part 5 of GB/T 46280, Chiplet Interconnection Interface Specification. GB/T 46280 has been published in the following parts.

- Part 1: General provisions;
- Part 2: Protocol layer technical requirements;
- Part 3: Data link layer technical requirements;
- Part 4: Physical layer technical requirements based on 2D packaging;
- Part 5: Physical layer technical requirements based on 2.5D packaging.

Please note that some of the contents of this document may involve patents. The issuing organization of this document does not assume the responsibility for identifying patents.

This document is proposed by the Ministry of Industry and Information Technology of the People's Republic of China.

This document was proposed and coordinated by the National Technical Committee for Standardization of Integrated Circuits (SAC/TC599).

This document was drafted by: Zhongguancun High-Performance Chip Interconnect Technology Alliance, China Electronics Technology Standardization Institute, Shenzhen HiSilicon Semiconductor Co., Ltd., Tsinghua University, Shenghejing Microsemiconductor (Jiangyin) Co., Ltd., Shenzhen ZTE Microelectronics Technology Co., Ltd., Peking University, China Mobile Communications Co., Ltd. Research Institute, Fujian Electronic Information (Group) Co., Ltd., Beijing Core Power Technology Innovation Center Co., Ltd. Co., Ltd., China Science and Technology Integrated Circuit Co., Ltd., Shanghai Jiao Tong University, and Zhongyin Microelectronics (Nanjing) Co., Ltd.

The main drafters of this document are: Wu Huaqiang, Yang Xudong, Cai Jing, Cui Dong,

Zhang Yuqin, Yang Lei, Li Xiangyu, Wang Haijian, Wu Bo, Wang Qian, Liu Zewei, Luo Duona, Wang Shiwei, Tang Liangxiao, Li Yang, Qi Xiao, Xue Xingtao, Pan Erling, Huang Xinxing, Li Nan, Wang Dapeng, Jia Haikun, Wang Wei, Ye Le, Jia Tianyu, Li Xinxu, Zhang Lai, Jin Peng, Wei Jinghe, Hua Songyi, He Guanghui, Jiang Jianfei, Yuan Chun, Zhu Hongwei, Xu Hongwen, and Gao Qiang.

Introduction

Chiplet technology is a technology that integrates multiple bare chips or integrated bare chips into one through high-bandwidth interconnect interfaces and advanced packaging.

Larger chips or systems have both high performance and low cost advantages. In the post-Moore era, chiplet technology is the key to supporting the development of the high-performance computing industry. One of the key technologies.

GB/T 46280 "Chip-to-Chip Interconnection Interface Specification" aims to unify the data transmission processing mechanism of point-to-point interconnection between chiplets, and is used for different Chips from the same supplier (design unit, manufacturing unit, packaging and testing unit), with different functions and different process nodes, can achieve efficient interconnection and interoperability.

GB/T 46280 "Chip-Particle Interconnection Interface Specification" specifies the layered architecture of chip-particle interconnection, as well as the functional requirements of each layer and the interface between layers.

The requirements are to be composed of five parts.

- Part 1: General. It is to define the terms and definitions, abbreviations of the chiplet interconnection interface, and to specify the layered structure of the chiplet interconnection interface.

The architecture and basic functions of each layer are defined, and the interconnection scenarios and encapsulation types are established.

- Part 2: Protocol layer technical requirements. The purpose is to specify the protocol layer technical requirements of the chiplet interconnect interface, general SoC bus protocol, high-bandwidth storage protocol, and custom protocol.

- Part 3: Data link layer technical requirements. The purpose is to specify the data link layer technical requirements of the chiplet interconnection interface.

- Part 4: Physical layer technical requirements based on 2D packaging. The purpose is to specify the physical layer technical requirements based on 2D packaging of chiplet interconnection interface.

Technical requirements for the management layer.

- Part 5: Physical layer technical requirements based on 2.5D packaging. The purpose is to specify the physical layer technical requirements based on 2.5D packaging of chiplet interconnection interfaces.

Physical layer technical requirements.

Chiplet Interconnect Interface Specification Part 4: Physical layer technical requirements based on 2D packaging

1 Scope

This document specifies the physical layer technical requirements for the chiplet interconnect interface based on 2D packaging, including initialization and training procedures, physical layer electrical Technical requirements for gas specifications, redundancy mechanisms, interface physical layout, and low-power control.

This document applies to the design, manufacture and application of chiplet interconnect interfaces.

2 Normative references

GB/T 46280.1

3 Terms and Definitions

The terms and definitions defined in GB/T 46280.1 apply to this document.

4 Abbreviations

The following abbreviations apply to this document. AC. Alternating Current CDM. Charged Device Model DC. Direct Current IO. Input/Output port NRZ. Non-Return to Zero PHY. Physical layer PI. Power Integrity PSXT. Power Sum Crosstalk SDR. Single Data Rate TX. Transmitter UI. Unit Interval