

ICS 31.200
CCS L 55



**NATIONAL STANDARD OF THE
PEOPLE'S REPUBLIC OF CHINA**

GB/T 46280.3-2025

**Specification for chiplet interconnection interface - Part 3: Data
link layer technical requirements**

芯粒互联接口规范 第3部分：数据链路层技术要求

Issued on: August 19, 2025

Implemented on: March 1, 2026

**Issued by: State Administration for Market Regulation;
Standardization Administration of the PRC**

Table of Contents

Preface	III
Introduction	IV
1 Scope	1
2 Normative references	1
3 Terms and Definitions	1
4 Abbreviations	1
5 Data Link Layer Function	2
6 Interface	2
6.1 Flit Format	2
6.2 Error Detection and Correction	7
6.3 Retransmission	8
6.4 Data Path Sequence Number Flip	10
6.5 Data Path Data Distribution	10
6.6 Data Path Alignment	11
6.7 Link State Management	11
6.8 Power Management	12
7 CPIX	14
8 PAIF	14
8.1 Sending Data Interface	14
8.2 Receive Data Interface	15
8.3 Control Interface	15
9 Configuring Interface	16
Reference	18

Foreword

This document is in accordance with the provisions of GB/T 1.1-2020 "Guidelines for standardization work Part 1: Structure and drafting rules for standardization documents" Drafting.

This document is Part 3 of GB/T 46280 "Chiplet Interconnect Interface Specification". GB/T 46280 has been published in the following parts.

- Part 1: General provisions;

- Part 2: Protocol layer technical requirements;
- Part 3: Data link layer technical requirements;
- Part 4: Physical layer technical requirements based on 2D packaging;
- Part 5: Physical layer technical requirements based on 2.5D packaging.

Please note that some of the contents of this document may involve patents. The issuing organization of this document does not assume the responsibility for identifying patents.

This document is proposed by the Ministry of Industry and Information Technology of the People's Republic of China.

This document is under the jurisdiction of the National Technical Committee for Standardization of Integrated Circuits (SAC/TC599).

This document was drafted by: Zhongguancun High-Performance Chip Interconnect Technology Alliance, China Electronics Technology Standardization Institute, Shenzhen HiSilicon Semiconductor Co., Ltd., Tsinghua University, Shenghejing Microsemiconductor (Jiangyin) Co., Ltd., Shenzhen ZTE Microelectronics Technology Co., Ltd., Peking University, China Mobile Communications Co., Ltd. Research Institute, Fujian Electronic Information (Group) Co., Ltd., Beijing Core Power Technology Innovation Center Co., Ltd. Co., Ltd., China Science and Technology Integrated Circuit Co., Ltd., Shanghai Jiao Tong University, and Zhongyin Microelectronics (Nanjing) Co., Ltd.

The main drafters of this document are: Wu Huaqiang, Li Xiangyu, Zhang Yuqin, Cai Jing, Yang Lei, Cui Dong, Liu Haowen, Liu Zewei, Li Yang, Qi Xiao, Zhang Xu, Liu Qingsong, Li Nan, Wang Dapeng, Wang Wei, Ye Le, Jia Tianyu, Li Xinxi, Zhang Lai, Jin Peng, Wei Jinghe, Hua Songyi, He Guanghui, Jiang Jianfei, Yuan Chun, Zhu Hongwei, Xu Hongwen, and Gao Qiang.

Introduction

Chiplet technology is a technology that integrates multiple bare chips or integrated bare chips into one through high-bandwidth interconnect interfaces and advanced packaging.

Larger chips or systems have both high performance and low cost advantages. In the post-Moore era, chiplet technology is the key to supporting the development of the high-performance computing industry. One of the key technologies.

GB/T 46280 "Chip-to-Chip Interconnection Interface Specification" aims to unify the data transmission processing mechanism of point-to-point interconnection between chiplets, and is used for different Chips from the same supplier (design unit, manufacturing unit, packaging and testing unit), with different functions and different process nodes, can achieve efficient interconnection and interoperability.

GB/T 46280 "Chip-Particle Interconnection Interface Specification" specifies the layered architecture of chip-particle interconnection, as well as the functional requirements of each layer and the interface between layers.

The requirements are to be composed of five parts.

- Part 1: General. The purpose is to define the terms and definitions, abbreviations of the chiplet interconnection interface, and to specify the classification of the chiplet interconnection interface.

The layer architecture and basic functions of each layer are defined, and the interconnection scenarios and encapsulation types are established.

- Part 2: Protocol layer technical requirements. The purpose is to specify the protocol layer technical requirements of the chiplet interconnect interface, general SoC bus protocol, high-bandwidth storage protocol, and custom protocol.

- Part 3: Data link layer technical requirements. The purpose is to specify the data link layer technical requirements of the chiplet interconnection interface.

- Part 4: Physical layer technical requirements based on 2D packaging. The purpose is to specify the physical layer technical requirements based on 2D packaging of chiplet interconnection interface.

Technical requirements for the management layer.

- Part 5: Physical layer technical requirements based on 2.5D packaging. The purpose is to specify the physical layer technical requirements based on 2.5D packaging of chiplet interconnection interfaces.

Physical layer technical requirements.

Chiplet Interconnect Interface Specification Part 3: Data link layer technical requirements

1 Scope

This document specifies the data link layer technical requirements for the chiplet interconnect interface, including. transmission message format, data error detection and correction mechanism control, as well as technical requirements related to link status and power consumption management.

This document applies to the design, manufacture and application of chiplet interconnect interfaces.

2 Normative references

GB/T 46280.1

3 Terms and Definitions

The terms and definitions defined in GB/T 46280.1 apply to this document.

4 Abbreviations

The following abbreviations apply to this document.

Flit. data block (Flow control unit) IO. Input/Output port NRZ. Non-Return to Zero PHY.

Physical layer RX. Receiver SoC. System on Chip TX. Transmitter