

ICS 31.200
CCS L 55



**NATIONAL STANDARD OF THE
PEOPLE'S REPUBLIC OF CHINA**

GB/T 44796-2024

**Integrated circuit 3D packaging-Requirement for
bumping-wafer-sawing process and evaluation**

集成电路三维封装 带凸点圆片划片工艺过程和评价要求

Issued on: October 26, 2024

Implemented on: May 1, 2025

**Issued by: State Administration for Market Regulation;
Standardization Administration of the PRC**

Table of Contents

Preface	III
1 Scope	1
2 Normative references	1
3 Terms and Definitions	1
4 General Requirements	1
4.1 Equipment, instruments and fixtures	1
4.2 Materials	2
4.3 General Notes	2
5 Detailed requirements	3
5.1 Environment	3
5.2 Typical process flow	3
5.3 Process Preparation	4
5.4 Film	4
5.5 Peeling off the protective film	5
5.6 Drying (if necessary)	5
5.7 Laser pre-cutting (if necessary)	5
5.8 Dicing	5
5.9 Cleaning	5
5.10 UV degumming (if necessary)	6
5.11 Labelling, transport and storage	6
5.12 Packaging	6
5.13 Record	6
6 Evaluation Requirements	6
6.1 Evaluation requirements for protective film (if necessary)	7
6.2 Evaluation requirements for scribing films	7
6.3 Evaluation requirements for peeling off protective film	7
6.4 Evaluation requirements for laser pre-cutting	7
6.5 Evaluation requirements for dicing	7
6.6 Evaluation requirements for cleaning	8

Foreword

This document is in accordance with the provisions of GB/T 1.1-2020 "Guidelines for standardization work Part 1: Structure and drafting rules for standardization documents" Drafting.

Please note that some of the contents of this document may involve patents. The issuing organization of this document does not assume the responsibility for identifying patents.

This document is proposed by the Ministry of Industry and Information Technology of the People's Republic of China.

This document is under the jurisdiction of the National Technical Committee for Standardization of Integrated Circuits (SAC/TC599).

This document was drafted by the 58th Research Institute of China Electronics Technology Group Corporation and Shenzhou Loongson Intelligent Technology Co., Ltd.

The main drafters of this document are Yuan Shiwei, Li Shouwei, Ji Yong, Yin Qin, Ren Yunfei, and Zheng Weihua.

Integrated circuit 3D packaging wafer with bumps scribing process Process and evaluation requirements

1 Scope

This document specifies the scribing process for 12in and below integrated circuit 3D packaged bump wafers (hereinafter referred to as scribing process).

General requirements, detailed requirements and evaluation requirements. Note. 1 in = 2.54 cm.

This document is applicable to the scribing process of bumped wafers for integrated circuit 3D packaging with a size of 12 inches or less.

2 Normative references

GB/T 25915.1-2021

3 Terms and Definitions

The following terms and definitions apply to this document.

3.1 Bumpwafer

The external lead ends of the chip are wafers with bumps.

3.2 wafer-sawing

The process of separating the chip from the wafer by physical means.

4.1 Equipment, instruments and fixtures

The equipment and instruments required for the dicing process should be regularly inspected and calibrated. The fixtures should be intact and clean, and the specifications and dimensions should be consistent with the process requirements.

In order to adapt to the requirements, commonly used equipment, instruments and fixtures should meet the requirements of Table 1.

Table 1 Commonly used equipment, instruments and fixtures
Serial No. Name Main Technical Requirements Application

1 Dicing Machine

Slicing size. 12in and below bump wafer Cutting speed. 0.1mm/s~300mm/s Spindle speed. 6000r/min~60000r/min Cumulative error. Scribing length $\geq 310\text{mm}$, cumulative error $\leq 5\mu\text{m}$ Cutting accuracy. $\pm 5\mu\text{m}$