

ICS 31.200
CCS L 55



**NATIONAL STANDARD OF THE
PEOPLE'S REPUBLIC OF CHINA**

GB/T 44775-2024

**Integrated circuit 3D packaging-Requirement for die stack
process and evaluation**

集成电路三维封装 芯片叠层工艺过程和评价要求

Issued on: October 26, 2024

Implemented on: May 1, 2025

**Issued by: State Administration for Market Regulation;
Standardization Administration of the PRC**

Table of Contents

Preface	III
1 Scope	1
2 Normative references	1
3 Terms and Definitions	1
4 General Requirements	1
4.1 Equipment, instruments and fixtures	1
4.2 Materials	2
4.3 Note	2
5 Detailed requirements	2
5.1 Environment	2
5.2 Typical process flow	3
5.3 Process Preparation	4
5.4 Confirmation of Chips to be Stacked	5
5.5 Wire Bonding Chip Stacking Process	5
5.6 Flip Chip Stacking Process	7
5.7 Labeling, transportation and storage	8
5.8 Record	8
6 Evaluation Requirements	8
6.1 Evaluation Requirements for Wire Bonding Chip Stacking Processes	8
6.2 Evaluation requirements for flip chip stacking processes	13

Foreword

This document is in accordance with the provisions of GB/T 1.1-2020 "Guidelines for standardization work Part 1: Structure and drafting rules for standardization documents" Drafting.

Please note that some of the contents of this document may involve patents. The issuing organization of this document does not assume the responsibility for identifying patents.

This document is proposed by the Ministry of Industry and Information Technology of the People's Republic of China.

This document is under the jurisdiction of the National Technical Committee for Standardization of Integrated Circuits (SAC/TC599).

This document was drafted by the 58th Research Institute of China Electronics Technology Group Corporation and Shenzhen Loongson Intelligent Technology Co., Ltd.

The main drafters of this document are Yuan Shiwei, Gao Nayan, Xiao Hanwu, Shuai Zhe, Huang Hailin, Xiao Longteng, and He Huiying.

Integrated circuit 3D packaging Chip stacking process and evaluation requirements

1 Scope

This document specifies the chip stacking process and evaluation using wire bonding and flip chip technology in integrated circuit 3D packaging. Require.

This document applies to circuits stacked using wire bonding and flip-chip processes in integrated circuit three-dimensional packaging.

2 Normative references

GB/T 25915.1-2021

GB/T 35005-2018

3 Terms and Definitions

The following terms and definitions apply to this document.

3.1 Chip stacking diestack

Horizontal integration of chips containing two or more layers of active electronic devices into a single circuit.

4.1 Equipment, instruments and fixtures

The equipment and instruments required for the lamination process should be regularly identified and calibrated. The fixtures should be intact and clean, and the specifications and dimensions should be consistent with the process requirements.

In order to adapt to the requirements, the commonly used equipment, instruments and fixtures are shown in Table 1.

Table 1 Commonly used equipment, instruments and fixtures

Serial No.	Name	Main Technical Requirements
1	Mounting machine	chip accuracy. XY no more than 20μm, rotation less than or equal to 0.5°
2	dispensing and mounting process	The temperature and pressure range of the hot press welder are adjustable for flip chip interconnection
3	The curing oven	The temperature error shall not exceed 10°C; the time error shall not exceed 5s within 30min.

4 Reflow oven temperature adjustable for solder paste welding and glue curing

5 No flux residue on the chip surface after cleaning by the cleaning machine. Cleaning the flip chip flux.

6 Low-power microscope meets the requirements for microscopic examination and appearance inspection after mounting