

ICS 31.200
CCS L 56



**NATIONAL STANDARD OF THE
PEOPLE'S REPUBLIC OF CHINA**

GB/T 43455-2023

**Analog/mixed-signal intellectual property(IP)core quality
evaluation**

模拟/混合信号知识产权（IP）核质量评测

Issued on: December 28, 2023

Implemented on: April 1, 2024

**Issued by: State Administration for Market Regulation;
Standardization Administration of the PRC**

Table of Contents

Preface	III
1 Scope	1
2 Normative references	1
3 Terms and Definitions	1
4 Abbreviations	2
5 Description	3
5:1 Categories of Deliverables and Measurements	3
5:2 Specific implementation	3
6 Documentation quality	3
6:1 General	3
6:2 Deliverable items list	3
6:3 Introduction to IP core	4
6:4 Functional specifications	4
6:5 Design Manual	5
6:6 Functional and physical verification documentation	5
6:7 Application Manual	6
7 Circuit design quality10	10
7:1 Overview10	10
7:2 Circuit design deliverable	10
7:3 Evaluation content of circuit design quality	10
8 Physical design quality11	11
8:1 General	11
8:2 Physical Design Deliverables	11
8:3 Evaluation content of physical design quality	12
9 Model quality	13
9:1 General	13
9:2 Algorithm-level model	13
9:3 Static timing analysis model	13
9:4 Power Consumption Model	13
9:5 Peripheral interconnection model	13
9:6 Circuit-level interface model	14
9:7 Physical Layout Model	14

10 Functional verification quality14	14
10:1 Overview	14
10:2 Functional Verification Deliverables	14
10:3 Evaluation content	14
11 Tape-out verification quality	15
11:1 General	15
11:2 Tapeout verification deliverables	15
11:3 Evaluation content of tape-out verification quality	16
Appendix A (Informative) Analog/Mixed-Signal IP Core Quality Evaluation Implementation Plan	18
A:1 Principles of quality assessment18 A:2 Quality Assessment Process	18
A:3 Quality assessment grade assessment18 Reference	20

Foreword

This document complies with the provisions of GB/T 1:1-2020 "Standardization Work Guidelines Part 1: Structure and Drafting Rules of Standardization Documents" Drafting:

Please note that some content in this document may be subject to patents: The publisher of this document assumes no responsibility for identifying patents:

This document is proposed by the Ministry of Industry and Information Technology of the People's Republic of China:

This document is under the jurisdiction of the National Semiconductor Device Standardization Technical Committee (SAC/TC78):

This document was drafted by: Hefei University of Technology, Harbin Institute of Technology, China Electronics Technology Standardization Institute:

The main drafters of this document: Yin Yongsheng, Du Gaoming, Xiao Liyi, Fu Fangfa, Wang Yongsheng, Luo Xiaoyu, and Li Kun:

Analog/Mixed-Signal Intellectual Property (IP) Core Quality Assessment

1 Scope

This document specifies the evaluation content of analog/mixed-signal intellectual property (IP) core quality, including the documentation quality of the IP core, the electrical quality of the IP core Circuit design quality, physical design quality, model quality, IP core function verification quality and IP core tape-out verification quality, etc:

This document is suitable for providers, users and third parties of analog/mixed-signal IP

cores to evaluate the quality of analog/mixed-signal IP cores, including It includes completeness and reusability, and does not cover the evaluation of specific functions and performance:

2 Normative reference documents

GB/T 43452-2023

GB/T 43453-2023

3 Terms and definitions

The following terms and definitions apply to this document: 3:1 Components that are defined in advance, verified, reusable, and capable of completing certain functions:

Core, solid core and hard core: [Source: GB/T 43452-2023,3:1] 3:2 IP core provider IP core provider The entity that creates and provides IP cores during the IP core transaction process:

Note: IP core providers will provide IP core related information and services: [Source: GB/T 43452-2023,3:2] 3:3 IP core user IP core user The entity that receives the IP core during the IP core transaction process:

Note: IP core users will complete the integration and reuse of IP cores, corresponding to IP core providers: [Source: GB/T 43452-2023,3:3] 3:4 Mandatory Deliverables that must be submitted: Note: The code is M:

[Source: SJ/T 11477-2014,2:3, modified]